Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Cyclone3C10 output LVDS

Altera_Forum
Honored Contributor II
‎07-23-2010 02:24 AM
1,099 Views

Hi, 

 

Is is possible for the Cyclone3 to drive out true LVDS with a clock at 240MHz drive data at both the rising and falling edges of that clock, DDR like? 

 

I see in the data sheet that it can do true LVDS on the left and right sides w/o the need of the external resistor networks, but trying to get an idea of speed. 

 

Regards, 

Rob
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎07-23-2010 12:37 PM
431 Views

It's all in the Cyclone III device handbook. The maximum I/O clock rate for true LVDS output is between 320 and 420 MHz, depending on the device speed grade.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.