Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

DDR2 HPCII control signal always low

Altera_Forum
Honored Contributor II
‎08-22-2014 10:13 AM
1,068 Views

I everybody! 

I am using a development kit with CycloneIII and I need to use the DDR2 memory. I try to read and write using the HPCII. 

When I program the FPGA and give the read/write command, control signals rasn, casn, cke, wen stay always low and no read o write are performed. 

 

Anybody have some advice? 

 

Also, I cannot well understand the function of the "local_size" and "local_be" signlas. 

 

Thanks all!!!
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.