Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

DDR2 RAM with ALTMEMPHY Conroller ?

Altera_Forum
Honored Contributor II
1,296 Views

Hi all, 

 

I am trying to initialise my DDR2 ram(MT47H128M16RT-25E) in a custom designed board with a cyclone iv FPGA(). 

 

I am using ALTMEMPHY controller to connect to the external DDR2 SDRAM but it is not working. 

 

I have uploaded my project file. 

 

Help me with this 

 

Regards, 

Iyan
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
418 Views

Hi, 

 

Have you had a look through this document: 

 

http://www.altera.com/literature/hb/external-memory/emi_altmemphy_ref_debug_toolkit.pdf 

 

Lots of useful suggestions there. When I had a similar problem I built a stripped down design around the example design produced by the DDR2 megafunction and turned on the debug. Included the JTAG interface and then I could see at what stage it fell over during PHY initialization and calibration. Very useful. Is the board custom or one of the development kits. If custom, are you sure you have a termination correct? 

 

Mark.
0 Kudos
Altera_Forum
Honored Contributor II
418 Views

Hi Mark, 

 

I am looking into the documentation. 

 

My board's RAM design is similar to Altera's Cyclone iv development Kit. 

 

Regards, 

Iyan
0 Kudos
Reply