Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

DDR3 HMC power sequence

Altera_Forum
Honored Contributor II
‎08-15-2014 03:38 AM
1,077 Views

Hi,all! 

 

Do the bank which has the DDR3 hard memory controller should power up later than other normal bank power? If there are other restrictions? 

 

Thanks a lot.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.