Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DDR3 support hard mem controller Cylopne V SOC

Altera_Forum
Honored Contributor II
1,627 Views

Is DDR3 support, using the Cyclone V soc hard controller, limited to certain speed grades?

0 Kudos
5 Replies
Altera_Forum
Honored Contributor II
827 Views
0 Kudos
Altera_Forum
Honored Contributor II
827 Views

Hi Ted, 

 

I've looked at the Interface spec estimator. It doesn't specifically list the Cyclone V Soc parts. I'm interested in using an 5CSX part. The spec estimator refers to the Cyclone V GX but not the Cyclone V SX parts.
0 Kudos
Altera_Forum
Honored Contributor II
827 Views

Yes it does. Depending on your browser window size, you may need to scroll down.

0 Kudos
Altera_Forum
Honored Contributor II
827 Views

Ok. I got it. Thanks.

0 Kudos
Altera_Forum
Honored Contributor II
827 Views

There are also speed grade checks built into the HPS component to make sure you don't request an interface speed that isn't supported for your particular speed grade.

0 Kudos
Reply