Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

DDR3 uniphy init fail,please help

zhangxianyu
New Contributor I
1,072 Views
我的 DDR3 PCB 板初始化失败,phy_cal_debug_info==257,我启动了 memory toolkit,它显示验证失败。现在,在使用掩码功能后,验证再次成功。我应该怎么做才能确保我的 DDR3 正常运行
我的 DDR3 芯片上的所有信号长度相等
My DDR3 PCB board initialization failed, phy_cal_debug_info==257, I started the memory toolkit and it showed a verification failure. Now, after using the masking function, the verification has been successful again. What should I do to ensure that my DDR3 runs correctly
All signals on my DDR3 chip are of equal length
Labels (1)
0 Kudos
5 Replies
AdzimZM_Intel
Employee
958 Views

Hi


May I see your DDR3 IP setting from the GUI?

You can provide the snapshot of the IP GUI and put it in this forum.


Can you share the calibration report from the memory toolkit for calibration fail?

You can generate the report by clicking on Generate All Report in the toolkit.


Thanks,

Adzim


0 Kudos
zhangxianyu
New Contributor I
948 Views

Thank you for replying to me

this is my project

The hardware was drawn by my colleague, and the control lines are not of equal length. The others are of equal length. Currently, I don't know if it's a hardware or software issue. How can I debug to see the timing of DDR3 operation

0 Kudos
zhangxianyu
New Contributor I
947 Views

this is my Calibration Report

0 Kudos
zhangxianyu
New Contributor I
905 Views

now my init sometime is sucess,sometime is fail

sucess is follow picture 

写时序.jpg

读时序.jpg

  

DQ pin margins.jpg

 

 

fail is follow picture 

fail1.jpg

fail2.jpg

fail3.jpg

  

0 Kudos
AdzimZM_Intel
Employee
722 Views

Hi


You may calculate the board skew and enter the details in the IP.

This margin from toolkit doesn't look okay. Maybe the issue is with the signal integrity on the board.


You also can check the clock stability and voltage level on the board.


Regards,

Adzim


0 Kudos
Reply