Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20750 Discussions

DDR4 VTT termination for ADDRESS/CONTROL - ARRIA10 HARD IP

LSOCH
Beginner
480 Views

Hi ,

if i have a single x16 DDR4 component connected to a ARRIA10  device and running at 800 Hz clock(1600 MT\S ) - is there a waiver that allow me to not have a VTT termination for the ADDRESS\CONTROL signals ?

Are you familiar with designs which have done that?

Thanks,

Lior

 

 

0 Kudos
1 Reply
yoichiK_intel
Employee
455 Views

You will need to run the Board simulation if you wish not to terminate the ADR/CMD to VTT.

0 Kudos
Reply