DE1 Clock divide by 2

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

DE1 Clock divide by 2

1,093 Views

Hi, I am trying use an MIF file's Data (1s and 0s) and feeding it into the WM8731 on DE1 Starter Kit Board I am trying to use the on-board clock of 24MHz and halving it by writing to the "Sampling Control" register but it seems to be not working for me. I am wondering that is there something else needs to be done before I can half the employed clock frequency?

Please Help,

Regards.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.