Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

DE1 and TRDB_D5M

Altera_Forum
Honored Contributor II
‎04-20-2009 05:25 PM
1,002 Views

Hello, 

 

In the following Web Page there is a code for the 5 Mega Pixel camera in Verilog.  

 

http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=39&no=281 

I’m a beginner with Verilog, could someone explain not the code, but how all those files are connected? I also include the code for the DE1 to use the camera 

 

Thank you
DE1_CAMERA.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.