Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20688 Discussions

DE1 soc cyclone v

Altera_Forum
Honored Contributor II
947 Views

Hi everyone Im new in quartusII and i want to create a new project and i don't know what to put in " family and device setting" I ve searched and i did fount a configuration I wrote the code but when I wanted to use PLL to generate a clock it gives an error if I wanted to use AVALON ALT PLL by using Qsys so maybe the error in the configuration if not why the AVALON alt PLL is not working.?????????? 

IM using DE1 soc cyclone 5  

and thank yu for the help
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
239 Views

I'd suggest you follow the learning roadmap found on the DE1 soc system CD. The questions you ask indicate you haven't done your research on how to do FPGA development. There is more to it than just writing the code. I think that some of the tutorials show how to use a PLL in a QSYS system to derive other clock frequencies. For connections between HPS and FPGA, the PLLs on the HPS should be used. See the tutorials for details.

0 Kudos
Reply