Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.

DQS and DLL

Altera_Forum
Honored Contributor II
1,337 Views

Hello, 

 

I am trying to understand how the DLL works to delay the DQS input. 

From what I understand, the input clock to the DLL must have the same frequency as the DQS signal and hopefully not much of a phase shift. 

Then, using the setting on the DLL, the DQS input signal can be delayed to arrive at a desired time (say DQ center for example). 

Is this correct? 

If no DLL is available, how might this delay be achieved (using IOE delay chain?) 

 

Thank you!
0 Kudos
0 Replies
Reply