Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20703 Discussions

Design Environment (Desktop Performance)

Altera_Forum
Honored Contributor II
965 Views

FPGA is Big Enough, but the simulation takes too long. 

 

When we try to design with the actual target board, the timing simulation might take pretty long time with bigger logics. 

Recently, I was being annoyed with the in-built simulator from Quartus. 

 

Well, we might stick to poor desktops for the finance issues while we can't be using Modelsim only all the time to match the real behaviours. 

 

Would you recommend Some Desktop Specs for better speeds on simulations? 

 

CPU? 

MEMORY Banks with 64-bit OS? 

or Graphic Card? 

 

Which one claims most??
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
225 Views

Most big FPGA designs don't do timing simulations anymore for this reason. RTL simulations and static timing analysis(TimeQuest) should cover everything.

0 Kudos
Altera_Forum
Honored Contributor II
225 Views

It was helpful with your comment.

0 Kudos
Reply