Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20716 Discussions

Differential SSTL_18 voltage levels

Altera_Forum
Honored Contributor II
‎08-16-2011 03:19 PM
1,054 Views

I am confused about the input voltage levels for differential SSTL_18.  

cyc3_ciii52001.pdf page 1-13 has a table that shows the levels for Vswing(DC), Vx(AC), Vswing(AC), and Vox(AC). I do not know what they mean. Can someone explain or post a drawing of the waveforms showing the acceptable voltage levels? 

 

Thanks 

 

Bob
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-23-2011 10:29 AM
317 Views

http://www.jedec.org/sites/default/files/docs/jesd8-15a.pdf

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.