Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Documentation about resource usage of netlist cells

Altera_Forum
Honored Contributor II
‎11-20-2014 12:50 PM
1,072 Views

Dear Forum, 

 

Xilinx has very good document - "Libraries Guide", about the netlist cells resource usage. 

 

That document explains all standard cells used for synthesizing the design, and how many FPGA logic unit they are going to take after implementation. 

This is the screenshot from that document: 

http://www.alteraforum.com/forum/attachment.php?attachmentid=9755&stc=1  

 

 

Do you know if Altera has similiar document? 

 

Please help, 

 

Thanks 

Hayk
Preview file
27 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.