Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20756 Discussions

Does Megawizard has block have multiple cycle delays which can be specified?

Altera_Forum
Honored Contributor II
‎12-08-2011 11:13 PM
919 Views

I know there is a block named LPM_FF, this is a register can make the input signal to output one cycle delay. But I want to specified cycle delays, such as 32 or 64, I wonder whether there is a block I can specified the input delay cycles?

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-08-2011 11:48 PM
225 Views

Hi, what version do you use ? 

do you have LPM_SHIFTREG and Shift Reg (RAM-based). 

Whith the "Shift Reg (RAM-based)" you can configure the distance between shiftin and shiftout and optionally add taps.
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-09-2011 06:41 PM
225 Views

Yes，I have. I think Shift Reg is what I want. Thanks.

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.