Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

EDA TOOL =>Run gate-level

Altera_Forum
Honored Contributor II
1,311 Views

Since block Diagram.bdf, I use Run gate-level simulation automatically from EDA simulat Tool of quartusII.7.2 Web Edition 

I can stimulate the PLL (Altera_mf, Altpll) but I do not know how to see the simulation of all the signals of all other entitys? Only I see the outputs of TOP-Level and the signals of the PLL. 

In WORK of Modelsim-Altera6.1, I see the components: 

Altll, Samsertop (top-level), Samsertop_vhd_vec_tst, but not the other components. 

In the tab Sim, I see i1, inst, but not inst1!! 

Is it normal? which are the steps, I must to do? 

https://www.alteraforum.com/forum/attachment.php?attachmentid=1112
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
642 Views

Hi, 

Actually you can view all signals from all modules. From the "Workspace" plane", you can see "Samsertop_vhd_vec_tst" and under "Samsertop_vhd_vec_tst", you can see the instance name named as "i1". Under the "i1", you can see other modules instance names. Choose the module that you wish to debug and from the "Object" plane, choose the signals that you wish to debug, then drag it to your "Wave" plane.
0 Kudos
Reply