Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs have moved to the Altera Community. Existing Intel Community members can sign in with their current credentials.
21618 Discussions

EN6337QA 3A PowerSoC - 22nF Capacitor

Altera_Forum
Honored Contributor II
‎08-28-2016 03:39 PM
1,304 Views

Dear all,  

 

i have a question with regard to the EN6337QA DC-DC Step-Down Converter.  

 

- According to Page 2 of the datasheet there can be a 22nF capacitor placed between PG and BGND.  

- According to Page 18 of the datasheet this 22nF capacitor is placed between PG and BTMP. 

 

Link to datasheet: https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ds/en6337qa_10395.pdf 

 

Can anyone explain the difference of these two options?? Thank you very much.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-01-2016 03:32 PM
482 Views

Hi, 

 

I assume that PG-22nF-BTMP is correct. The altera website (https://www.altera.com/products/power/devices/powersoc-dc-dc-step-down-converters/en6337qa.html) says that it's pin-compatible with the EN6347QA, and in the datasheet of the en6347qa (https://www.altera.com/content/dam/altera-www/global/en_us/pdfs/literature/ds/en6347qa_10318.pdf) it says to connect PG-22nF-BTMP both in the pin table and in the example schematic. 

 

You should contact Altera anyway, and if it's jus to let them know about the ambiguity. 

 

 

Best regards, 

GooGooCluster
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.