EPM240T100 use as Jtag Managment

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

EPM240T100 use as Jtag Managment

1,167 Views

Hello

I want to test a PCB which having multiple boundary scan device.

The JTAG port is connected to EPM240T100 and rest of boundary scan device JTAG port are connected to EPM240T100 I/O.

I want to do boundary scan testing for all the device.

Normally i use to develop a test program using BSDL file.

From BSDL file i am able to create a .svf file which get imported in tester environment.

Please guide me.

Best Regards.

Nikhil

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.