Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
The Intel sign-in experience is changing in February to support enhanced security controls. If you sign in, click here for more information.
19682 Discussions

Emulation AVST Mailbox IP in Agilex

liny
Novice
289 Views

Hi,

When I use AVST Mailbox IP to read CHIP ID and temperature, I need to design a program that can read the data. When I want to simulate Mailbox IP first, after normal reset in quesa, the output signal is always wrong. The user guide of Mailbox IP mentions that simulation can be supported, but in fact I have not succeeded

The clock is 50M, and the high level of the reset signal is 5us,But after the reset, the ready signal output by AVST Mailbox IP is always 'z'

 

liny_1-1673000327113.png

 

liny_2-1673000347567.png

 

0 Kudos
1 Solution
ShengN_Intel
Employee
248 Views

Hi,

 

Check out this link https://www.intel.com/content/www/us/en/docs/programmable/683510/22-4-1-0-2/device-family-support.ht..., there's a note there:

Note: You cannot simulate the Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP because the IP receives the responses from the SDM. To validate this IP, Intel recommends that you perform hardware evaluation.

Example design link:

https://www.intel.com/content/www/us/en/design-example/763981/agilex-chip-id-reading-using-avst-mail...

 

Probably have to use on-chip debug tool signal tap to view the simulation check image below:

ShengN_Intel_0-1673261289001.png

 

Thanks,

Best regards,

Sheng

 

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

 

View solution in original post

1 Reply
ShengN_Intel
Employee
249 Views

Hi,

 

Check out this link https://www.intel.com/content/www/us/en/docs/programmable/683510/22-4-1-0-2/device-family-support.ht..., there's a note there:

Note: You cannot simulate the Mailbox Client with Avalon® Streaming Interface Intel® FPGA IP because the IP receives the responses from the SDM. To validate this IP, Intel recommends that you perform hardware evaluation.

Example design link:

https://www.intel.com/content/www/us/en/design-example/763981/agilex-chip-id-reading-using-avst-mail...

 

Probably have to use on-chip debug tool signal tap to view the simulation check image below:

ShengN_Intel_0-1673261289001.png

 

Thanks,

Best regards,

Sheng

 

p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

 

Reply