Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20704 Discussions

Enable DEV_CLRn in MAX-V

Altera_Forum
Honored Contributor II
‎10-26-2017 09:32 AM
1,600 Views

Hi, I would like to enable DEV_CLRn on pin 29 in order to do a device clear. However, it seems to be set to user I/O whenever I enable the pin in Quartus. How can I set the pin to be DEV_CLRn? Thanks.

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎10-29-2017 02:12 PM
546 Views

Hi sallo_93, 

 

In the Quartus go to Assignment menu --> Device --> Device and Pin Options --> General then choose the “Enable device-wide reset (DEV_CLRn)” check box. This will enable the DEV_CLRn pin. Then recompile the project design.  

 

Regards, 

nyusof 

(This message was posted on behalf of Intel Corporation)
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎10-29-2017 02:26 PM
546 Views

Hi nyusof, figured it out. Thanks anyway! 

 

Altera should probably consider implementing this assignment option in Pin Planner to make it more visible.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.