Error (10002): Can't open VHDL or Verilog HDL file

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Error (10002): Can't open VHDL or Verilog HDL file

2,036 Views

I am new to Altera/Quartus, but do have FPGA design experience. I am trying to complete a lab, but when I try to compile my Qsys generated design, I get:

Error (10002): Can't open VHDL or Verilog HDL file "C:/project_dir/"

It seems that the error is caused by a missing file, but why is listing a directory? All of my design files are found correctly in the "C:/project_dir/synthesis/" directory. I am not sure how to debug what/where this error is occurring. Any help in how to debug this would be great.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.