Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Error in documentation

Altera_Forum
Honored Contributor II
‎02-12-2014 01:52 PM
1,443 Views

Hello 

 

I don't know where to post this, or to who to forward... 

 

I just noticed error in documentation for Cyclone V (Cyclone V Handbook, 2013.12.30) 

 

Table 13-1 - Configuration Schemes for FPGA Configuration by the HPS 

 

The formatting is wrong. There compression feature and security feature should have been in theire proper columns, but they are shifted right. 

 

Regards, 

Eric
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎02-12-2014 02:21 PM
721 Views

you should raise this with altera mysupport

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.