Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Errors generated after simulating IBIS model using Cadence

Altera_Forum
Honored Contributor II
‎09-13-2010 08:46 AM
949 Views

Hi All,  

 

I was currently converting a DML form of IBIS model for arriagx, cyclone, cyclone2, stratix2gx, ciii_corrected_ibis_model_1, epcs1_4 and epcs64 but there were errors occured while generating DML. Attached are the excel and word file for the warnings being generated. 

 

Your quick response about these errors and warnings are highly appreciated. 

 

Thanks and Best Regards,
agilent_error_dml.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.