Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Explanation of CIO and SIO

Altera_Forum
Honored Contributor II
‎10-07-2011 02:16 AM
2,368 Views

In the Features list of the RLDRAM II Controller Core, I read this: 

 

  • Up to 100 percent throughput possible for read or write requests (excluding refresh cycles) using common input/output (CIO) RLDRAM II devices 

  • Up to 100 percent simultaneous read and write throughput possible (excluding refresh cycles) using separated input/output (SIO) RLDRAM II devices 

 

 

Can someone provide an explanation of what CIO and SIO mean here and how they are different (and how those differences mean to a designer)?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-07-2011 04:59 PM
1,667 Views

seems like a good article: 

 

http://techon.nikkeibp.co.jp/nea/archive/200307/254232/
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.