FPGA Crypto Service -- not working

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

FPGA Crypto Service -- not working

34 Views

What is involved in supporting the FPGA Crypto Service (FCS) on Stratix FPGAs?

Under the Intel 6.1.55 kernel, every 10 seconds, there is a kernel message "svc_normal_to_secure_thread: STATUS_ERROR" which is coming from the "COMMAND_FCS_RANDOM_NUMBER_GEN" mailbox command.

Following the RocketBoards guides, I am building and loading the "bl31.bin" arm-trusted-firmware image from u-boot SPL. Is another component from arm-trusted-firmware also required?

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Crypto Service -- not working

General Architecture (Non|IO)