Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Flash not works

Altera_Forum
Honored Contributor II
‎05-31-2012 10:13 AM
1,236 Views

Hi all. 

 

I have a Arria II GX 125 kit. 

When i compile Board Update Portal example then build standart memory test app in Nios - the project is work fine: cfi_flash tests pass. 

 

When i make my SOPC-system, i make cfi_flash controller as ref example. cfi_flash not works... Nios say: cannot open cfi_flash..... 

 

cfi_flash part of SOPC design are identically between Reference and my projects. 

 

I try many ways, (adding constraints for flash signals, changing memory mapping, changing reset vectors to other memories, adding maxii interface) but no result... 

 

I'm so confused... 

Help, pls... 

 

My project is attached. 

https://www.alteraforum.com/forum/attachment.php?attachmentid=5921
board.zip
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎06-01-2012 07:49 AM
489 Views

Solved by merging two Intel 256P30 controllers in QSys. 

From Nios it's visible as two flash devices.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.