Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21611 Discussions

Frequency of DCLOCK

Altera_Forum
Honored Contributor II
‎08-16-2010 06:44 AM
1,442 Views

Hi, 

I am using ARRIA II GX FPGA with MAX II CPLD. For Active Serial and Fast Passive Parallel (FPP) configurations, what should be the frequency of D_CLK? 

On what other factors will this clock frequency depend?
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎08-16-2010 08:24 AM
452 Views

It's in the datasheet. Before designing with FPGAs, check the datasheet first. 

 

Good luck with your design, Ton
Preview file
27 KB
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.