Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21583 Discussions

Frequency of DCLOCK

Altera_Forum
Honored Contributor II
1,407 Views

Hi, 

I am using ARRIA II GX FPGA with MAX II CPLD. For Active Serial and Fast Passive Parallel (FPP) configurations, what should be the frequency of D_CLK? 

On what other factors will this clock frequency depend?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
417 Views

It's in the datasheet. Before designing with FPGAs, check the datasheet first. 

 

Good luck with your design, Ton
0 Kudos
Reply