Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Frequency of StratixIV

Altera_Forum
Honored Contributor II
3,193 Views

Hi, 

 

I'am so sorry if there are some mistakes in english. 

I try to modify the frequency of StratixIV (used the PLL in SOPC builder), always, i obtained with the clock tools the same frequency 100Mhz. I see that's abnormal problem.  

Any suggestion please :(.
0 Kudos
22 Replies
Altera_Forum
Honored Contributor II
154 Views

 

--- Quote Start ---  

NO I meant in the RTL viewer. What you are seeing is only the top level view. To find the pll you will need to go down the hierarchy by looking inside the SOPC component. You can also try to find it in the tree (tree list on the left of the rtl view). 

--- Quote End ---  

 

 

 

Ah ok; think you very much Daixiwen.:)
0 Kudos
Altera_Forum
Honored Contributor II
154 Views

 

--- Quote Start ---  

Uncomment the line "derive_pll_clocks -create_base_clocks" in pll.sdc and add in pll.sdc to your project through Quartus Assignments->Settings->TimeQuest Timing Analyzer and add the timing file. Let me know how this works. 

 

--- Quote End ---  

 

 

 

 

Hi protocol Enginner, 

 

 

Finally it work, i bought license. And i try to calculate the time with alt_timestamp() function:).
0 Kudos
Reply