Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21616 Discussions

Giving stimulus to a VHDL design through an input file for regression testing

Altera_Forum
Honored Contributor II
‎01-15-2014 06:48 AM
1,753 Views

Hi, I'm currently doing verification for an FPGA board through ModelSIM 

For stimulating various test scenarios, I'm creating an array of all possible input values and testing the design by running it over a for loop, that selects the i-th input for i-th iteration. 

This test bench setup is not flexible, like if we want to add an input, the array declaration, dimension to be changed carefully which takes more time. 

To avoid that and also to program the inputs randomly, I found programming the stilmulus through an input file would help. 

Please help me on how to program an input value through an input file using a VHDL testbench(or any HDL). 

Thanks.
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎01-15-2014 09:17 AM
1,060 Views

You need to use the std.textio library. There are many tutorials out there on the web. Get stuck into one of these, and you can post back here for any specific questions you have.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎01-20-2014 11:53 AM
1,060 Views

thanks Tricky

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.