- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I need to create a communication between Arm and FPGA of Arria 10 SoC devkit , i need to send data and receive data, i understand the idea on how to exchange data between them , what i don't understand is the Qsys logic,
i sow a lot of examples and i can't understand the logic behind them; how are the component in the Qsys are related to the VHDL design.... i'm a beginner could anyone please help me ? Thank youLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page