Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

HPS Bridge to DDR address map

Altera_Forum
Honored Contributor II
‎04-23-2015 07:00 AM
1,063 Views

Hi, 

 

I'm trying to access the PL DDR from the HPS through the HPS-to-FPGA Bridge. I have built a qsys system for the same where I have provided an address range of 0x0-0x0fffffff to the UNIPHY DDR controller which is an offset from the 0xC0000000(Bridge address). I wanted to know the AXI to DDR address map. Say if my offset is 0xF0, what address on the DDR does it correspond to? Is there any document available for this? Please advice on this. 

 

Thanks and Regards, 

Nitin.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.