Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

“HSSI_REFCLK_CLUSTER” error on Arria 10

Altera_Forum
Honored Contributor II
‎05-16-2017 10:31 PM
1,909 Views

If you run into errors with “HSSI_REFCLK_CLUSTER” when compiling for Arria 10, check if you are using an fPLL to drive core logic. If so, try inserting a clock buffer (ALTCLK_CTRL) between your input pin and the fPLL.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.