- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hi,
I have a question about the chip size of hardcopy. In a case of my real gate count is much less than the usable gate count, is the chip size going to be smaller as well? Pin count is also much less than the available I/Os. Thank you! Peter Chang링크가 복사됨
2 응답
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
--- Quote Start --- Hi, I have a question about the chip size of hardcopy. In a case of my real gate count is much less than the usable gate count, is the chip size going to be smaller as well? Pin count is also much less than the available I/Os. Thank you! Peter Chang --- Quote End --- Hi, HardCopy devices have their programmability removed and are available only in certain packages. They die size is maybe smaller due to removed programmability. The number of I/O's depends on the package. As far a I know you can not scale down the number of I/O's. Kind regard GPK
- 신규로 표시
- 북마크
- 구독
- 소거
- RSS 피드 구독
- 강조
- 인쇄
- 부적절한 컨텐트 신고
Hi GPK.
Thanks for your answer. If it is as you said, then the size can't be scaled down too. It isn't as good as what I expected. Anyway, thanks a lot! Regards, Peter Chang