Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

Help for SOPC Builder - simple DDR2 design

Altera_Forum
Honored Contributor II
‎02-06-2009 10:01 AM
1,144 Views

hello 

 

Please I'd like to have some help about sopc builder: 

 

I'd like to design a simple program in order to test DDR2: 

 

So I use a Clocked video input, a frame buffer, a clock crossing bridge, DDR2 high perf controller, and clocked video output (please see attached  

 

printscreen of sopc). 

The goal is only to store video data in the DDR2, and to read it again... 

 

Is it possible to do this with the modules mentionned above? 

Or do I have to use a microcontroller in this sopc design? (Does the sopc manages itself the read and write in DDR2?...)
Preview file
164 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.