Help,help!!Stratix III JTAG configuration problem

Programmable Devices

CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers

Help,help!!Stratix III JTAG configuration problem

914 Views

Dear all:

I have a problem when configuring the device EP3SL340H1152 with jtag. the programmer always says “Unable to scan device chain. Can’t scan JTAG chain.” while autodetecting, I test the TDI, TDO,TMS and TCK. There is data wave on TCK ,TMS and TDI, but the TDO never changed and always hold about 0 V.

Vccpgm = Vccpd = Vccio1A = 2.5V and the program connector powered by 2.5V.

nSTATUS 、nCONFIG and CONFIG_DONE are all pulled-up to Vccpgm which is 2.5V.

VVCCIO of bank 1A that TDI, TDO TCK and TMS reside is 2.5V.

However, it works well in the PS mode configuration. In addition, it is nornal for the output of all user I/Os reside in Bank 1A !

Many thanks!Best wishes to you!

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.