We know hard serde in Stratix IV GX provide DPA function.
They said DPA need some transition to lock.
But How many transition did DPA needed?
The ADC output data which added one every clock cycle.
So the most significant bit maybe change every 256 clock cycle.
Can the DPA still lock?
