CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
I am using 2 plls in CycloneIII. They are all fed by one common clock source. My question is, how to tell Quartus to use specific PLLs for my application. For example, PLL3 for one of my pll_inst, and PLL4 for another. Thanks, Frank
The assignment Avatar referred to is in the Assignment Editor Category list under "All --> Locations --> PLL". I usually use a PLL output node name in these assignments, but I think you can also use the PLL hierarchy name like pll:pll_inst|altpll:altpll_component.
