Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to deal with these unused power pins?

Altera_Forum
Honored Contributor II
1,384 Views

I have a develop kit, On the board the FPGA used nearly all pins and some banks use different voltage, such as 2.5V,1.8V,3.3V. Recently, I build a new project on this board and only used Bank 1 and Bank 2, Bank1 and Bank2 IO use 3.3V voltage. After I compilation the project, the "*.pin" file suggest me to connect the VCCIO3,4,5,6,7,8 to  

3.3V voltage, but the board already connected these pin to the other voltage. How to deal with these unused power pins?:confused: Someone can give me some suggestions ?:)
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
574 Views

They should be connected to any valid supply voltage.

0 Kudos
Altera_Forum
Honored Contributor II
574 Views

Different I/O banks can use different supply voltage. You can use them in other than LVTTL I/O standard. Simply, the supply voltage of particular I/O bank determines I/O voltage standard ;) So, you don't have to worry =]

0 Kudos
Altera_Forum
Honored Contributor II
574 Views

FvM, thanks for your help!

0 Kudos
Reply