Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21602 Discussions

How to decide dynamic offset phase settings in ALTDLL

Altera_Forum
Honored Contributor II
1,111 Views

Hi, 

 

I am working on a project in which Stratix IV receives a data on 500MHz from external device.I am using altdll and altdq_dqs mega function. 

My task is to align the incoming data(which comes on DQ line) with the clock(which comes on DQS line).I have to align all the data in a single bytes i.e suppose bit 7 comes 2 clock cycles early then rest of the data then I have to give 2 clock cycles delay to bit 7. 

I read user guide of ALTDLL and ALTDQ_DQS mega function.I have some dought in it. 

(1)DQS line is automatically control or I have to write some logic to control it. 

Because I read that it adjust its phase automatically when PVT(process voltage or Temprature) changes. 

 

(2) I read that in ALTDLL that we can add static and dynamic phase offset. 

How to add dynamically phase offset i.e How to decide it?  

 

(3)I want to control the DQ line then How can I control it. 

 

Thanks and Regards, 

 

Krupesh
0 Kudos
0 Replies
Reply