Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to do a frequency multiplier?

Altera_Forum
Honored Contributor II
‎05-12-2017 03:32 AM
1,709 Views

Hi all, 

 

I have a CPLD EPM3064AT44. I wonder is it possible to do a frequency multiplier, which would output 6M signal while inputting 1M? 

 

Thanks!
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎05-12-2017 04:14 AM
694 Views

Simply, no. That device family is a fairly simple CPLD architecture. There are no internal PLL blocks that can do frequency multiplication. 

 

Look for a MAX10 based board, even the smallest devices in the family have at least a couple of PLL blocks. No PLC packaging, however. 

 

Or a Cyclone FPGA based board, all the Cyclone parts contain multiple PLL blocks.
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.