Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21588 Discussions

How to enable dual core cortex A9 mode of Cyclone V?

Altera_Forum
Honored Contributor II
‎12-27-2013 04:44 PM
1,356 Views

I have used Cyclone V in Single Core configuration but i don't know how can use it in Dual core mode. I have checked the reference manual where i can only see HPS Info Register. This register indicates if CPU1 is available in MPU or not and it is read only. How can enable CPU1 ? 

 

Thanks, 

Naveed
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-12-2014 08:23 PM
510 Views

Hi Naveed, did you figure out how to do it? I'm trying to figure out something similar.

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.