Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21598 Discussions

How to get pin delay parameters??

Altera_Forum
Honored Contributor II
‎05-19-2014 01:22 AM
2,164 Views

Hello, 

 

I want to view the package delay of each pin, but I don't know how to get it. 

 

In my previous design, I can get the pin delay through "write_csv" command in Vivado when I use a Xilinx FPGA. 

 

How to get the same parameters in QuartusII? 

 

Thanks!
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎05-19-2014 06:13 PM
1,027 Views

Does the "Report Datasheet" option in TimingQuest Analyzer give you what you need? 

 

Pete
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎05-29-2014 03:31 PM
1,027 Views

Thank you! 

 

That is helpful
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.