Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
21608 Discussions

How to get the Control Design In Quartus

Altera_Forum
Honored Contributor II
1,153 Views

Hello All  

 

I am trying to design th 32 bit ALU with 5 function as given in this slide presentation 

 

http://www.cse.ohio-state.edu/~crawfis/cse675-02/slides/cse675_05_aludesign.pdf 

 

While Designing 1 Bit ALU I am stuck how to design the operation in Quartus  

 

Can anybody let me know what symbol is used in quartus for that
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
271 Views

I don't think there is a Quartus primitive that matches the ALU you're trying to create from the presentation. If you're planning to capture a Quartus schematic implementing this you'll have to use lower level primitives if you want to build the ALU as detailed in the presentation. 

 

This would be very easy to implement in rtl (verilog or VHDL)...:)
0 Kudos
Reply