Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to import/update TimeQuest with report files

Altera_Forum
Honored Contributor II
‎02-16-2013 02:52 PM
1,194 Views

Hello all, 

I've managed to find unconstrained paths and set the Max delay and clock to all of them. After that I exported the reports files specially the one of unconstrained paths. but I don't know how to add it to the design.  

Is it possible to add report file to the design?  

or, I've to manage the sdc files manually?  

thanks all in advance
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.