Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
18512 Discussions

How to properly use input in CPLD (EPM240T100C5)

ETan01
Beginner
501 Views

For testing how to use input in EPM240T100C5 physically, I set up the following buffer .bfd :

buffer1.PNG

 

Supposedly, when I connect the available VCC to PIN 55, the PIN 57 will be HIGH. Else, PIN 57 should be low.

 

However, once I programmed the board, the PIN 57 is HIGH all the time.

 

I then tested using other gates like AND gate instead of directly connecting input and output together. Still, the output is always HIGH.

 

How should I properly use input in physical circuit? Thanks!

0 Kudos
2 Replies
ETan01
Beginner
76 Views

Question closed.

What a careless mistake. I forgot to connect the ground. It should look something like this.

 

https://www.youtube.com/watch?v=f6j700YDQfs

 

Basically, it is VCC => push button => ground, and in between push button and ground, just take a wire input to the input pin.

Rahul_S_Intel1
Employee
76 Views
Glad to know the case is closed
Reply