Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
21615 Discussions

How to use less hardened DSP blocks in Arria10?

Altera_Forum
Honored Contributor II
‎03-29-2016 04:10 PM
1,173 Views

Hi, I'm using DSP Builder and I have to do a matrix complex multiplication in it. I'm using the device arria 10 that has hardened floating point DSP blocks. Please, have you any ideas to reduce the number of DSP blocks or can you suggest to me any document that can help me ? 

Thank you in advance.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎03-30-2016 08:21 AM
429 Views

Reduce parallelism = less DSP = less performance

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.