Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20677 Discussions

I am using the same JTAG connector to test the FPGA with System Console and to monitor signals with Signal Tap analyzer.

CHatz
Novice
1,336 Views

 I cannot program the FPGA using signal tap when System Console is open. The other issue I am having is that Signal Tap analyzer won't trigger when I am accessing registers fro System Console (both tools are running).

0 Kudos
3 Replies
ShafiqY_Intel
Employee
293 Views

Hi,

 

Can you try to change your TCK frequency to 6 MHz (default value)?

Kindly try it out with your design and let me know the result.

 

Thank you.😉

0 Kudos
Abe
Valued Contributor II
293 Views

Which board are you using and what is the type of download cable - USB Blaster II / USB blaster with JTAG header (9-pin). Does the board in question use micro-USB port or 9-pin JTAG connector for FPGA configuration? Generally, if the board uses JTAG headers, then you may have two headers, one for configuration and another for Signal-Tap and system console ( UART i/f ,etc).

0 Kudos
CHatz
Novice
293 Views

The problem was that the tools were assigning the Sigal Tap instantiation to a different JTAG port. When I placed Signal tap and System Console on the same JTAG port, the problem was eliminated.

 

0 Kudos
Reply