Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19202 Discussions

IP generated by Intel HLS Compiler is Missing Module IP in Platform Designer (Qsys)

Altera_Forum
Honored Contributor II
1,654 Views

Hi,  

 

Sorry for my poor English!!!:oops: 

-- 

 

Intel HLS Compiler (i++) can generate IP component for Platform Designer. 

I can make IP component by i++. 

 

I make my project in Quartus Prime and open Platform Designer. 

 

Next I select "IP Catalog / Generic Component" to use i++ components.  

I select "xxx.ip" file generated by i++. 

But IP generated is Missing IP.  

 

And display  

"Error: xxx.xxxx_internal_inst: Component xxxx_internal 1.0 not found or could not be instantiated" :mad: 

in Parameters Parametarization Message. 

 

why ?:( 

 

thanks to read.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
296 Views

You don't mention it, but did you set the Generic Component's instantiation type to HLS and then click Import to import the .ip file? You can't leave the instantiation type as IP.

Altera_Forum
Honored Contributor II
296 Views

thanks for reply ! 

 

I know Genreric Component's instantiation type to HLS, but I made IP by i++ in console. If using Generic Component's instantiaion type to HLS for use i++ IP in Qsys, we must regeneric IP one more. 

 

otherwise Is i++ in console for verify and simulation ?
Altera_Forum
Honored Contributor II
296 Views

Are you able to see the IP you created using HLS? 

From what I know we go to tools -> options and update the 'Quartus project IP search path' to where our IP is located. 

This then will update the path and show your IP in the 'Existing IP variants' section. 

From here it is easy to add your IP. 

 

Hope this helps. 

 

-Saumil
Reply