Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
20879 Discussions

## Impedance Matching for differential tracks

Beginner
2,980 Views

The Max 10's LVDS IO user guide mentions matching trace impedance with that of termination resistor. However in the figure given below they have mentioned single ended trace impedance of each of the differential traces to be 50Ω and terminating resistor's value as 100Ω.

Now how can the differential impedance of traces be matched with that of termination resistor given that differential impedance is defined as

where,

Zd = differential impedance

Zo = single ended impedance

d = trace separation

h = dielectric thickness

I have tried to evaluate from the above equation using some standard values of h but didn't end up with 100Ω differential and 50Ω single ended impedance.

5 Replies
Valued Contributor II
1,121 Views

The termination scheme used in LVDS lines forMAX10 follows a 3-resistor or single-resistor external termination scheme. You can refer to the following LVDS termination guide lines for more information.

https://www.intel.com/content/www/us/en/programmable/documentation/sam1394433606063.html#sam1394436219455

So, when you use the scheme mentioned above you will have to keep the line impedance at 50ohm and 100ohm and then calculate the values of Rs/Rp depending on the type of scheme used.

Employee
1,121 Views

Hi ,

Also try to use the IBIS simulation .

Regards,

RS

Beginner
1,121 Views

Thanks for replying.

@Abe​

The three resistor termination scheme needs to be employed only in case of emulated transmitter. I am more interested in the termination for a receiver and the impedance of the LVDS lines, both single ended and differential.

Sure. Will try. Any tool you recommend? Have tried Hyperlynx before but because of unavailability of IBIS models for some components other than MAX10, had to drop that idea.

Employee
1,121 Views

@SMS​

Let me know Max 10 part no: that you are using does not have IBIS model.

Regards,

Rahul S

Beginner
1,121 Views

I meant components other than Max 10 in my circuit. I am generating the IBIS model for the specific Max 10 that I am using. Thanks