Programmable Devices
CPLDs, FPGAs, SoC FPGAs, Configuration, and Transceivers
Announcements
Need Forum Guidance? Click here

Search our FPGA Knowledge Articles here.
19226 Discussions

In ARRIA10 device, if the LVDS data source is one clock plus 40 LVDS serial data bus, how to use the LVDS SERDES Intel IP?

WLin30
Beginner
1,049 Views

Since the LVDS SERDES Ip has one constraint: all the RX channel should be placed in one IO bank, which has 24 RX channels in max, and they can only be clocked by the IO PLL resides in that IO bank.

 

If the RX channel num is larger than 24, than cannot use the LVDS SERDES directly, how to do it then? User an external clock buffer chip to distribute the clock to 2 LVDS clocks, than divice the 40 RX into two groups?

0 Kudos
1 Reply
WLin30
Beginner
129 Views

The data source is image sensor, so I cannot add more clocks come with the serial data.

Reply